[microproccessor-architecture%2526memory-interfacing-5_03%255B2%255D.png]